14-bit 2.2-MS/s sigma-delta ADC's

نویسندگان
چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Digital compensation of DAC mismatches in multibit delta-sigma ADCs

A digital compensation technique to overcome the effects of the digital-to-analogue converter (DAC)’s mismatches in multibit deltasigma modulators is described. The technique is purely digital, does not require the injection of a pilot signal and is compatible with binary-weighted element DACs. Simulation results confirm the validity of the compensation technique for a four-bit, fifth-order low...

متن کامل

Logic Operators on Delta-Sigma Bit-Streams

Abstract: The fundamental logic operations NOT, OR, AND, and XOR processing bit-streams of ∆Σ-modulators are discussed herein. The resulting bit-streams are evaluated on the basis of their mean values and their standard deviations. Mathematical expressions are presented for their mean values; i.e., the logic function XOR results in the negative multiplication of two bipolar bit-streams, and the...

متن کامل

A 14-bit Hybrid Incremental Sigma-Delta/Cyclic ADC for X-ray Linear Array Sensor

Yuze Niu 1,2, Yacong Zhang 1,2,*, Zhuo Zhang 1,2, Miaomiao Fan 1, Wengao Lu 1,2 and Zhongjian Chen 1,2 1 Key Laboratory of Microelectronic Devices and Circuits, Department of Microelectronics, Peking University, Beijing 100871, China; [email protected] (Y.N.); [email protected] (Z.Z.); [email protected] (M.F.); [email protected] (W.L.); [email protected] (Z.C.) 2 Peking University Information T...

متن کامل

A 14-bit Bandpass Mash Sigma-delta Pipeline A/d Converter

In this paper a two stage bandpass MASH (multi-stage noise shaping) sigma-delta ( Σ∆ ) modulator is presented. A resolution of 14 bits has been achieved over a 5 MHz band around an intermediate frequency (IF) of 20 MHz with a clock frequency of 80 MHz. This performance is obtained using a 6-th order bandpass Σ∆ modulator followed by a 10 bit pipeline converter. The proposed circuit has been ext...

متن کامل

A Fully Digital Technique for the Estimation and Correction of the DAC Error in Multi - bit Delta Sigma ADCs

ACKNOWLEDGEMENTS I wish to express my sincere appreciation to my major professor Dr. Gabor C. Temes. I have been very honored and privileged to have worked under his supervision. I have benefited greatly from his deep intuition for circuits and systems, from his emphasis on clarity in presentation, and from his insistence on high technical and professional standards. I would like to thank my co...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEEE Journal of Solid-State Circuits

سال: 2000

ISSN: 0018-9200,1558-173X

DOI: 10.1109/4.848205